

## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
09/924,856	08/07/2001	Craig Edward Hampel	RB1-037USC1	3540		
29150	7590 03/03/2003					
LEE & HAYES, PLLC			EXAMINER			
421 W. RIVERSIDE AVE, STE 500 SPOKANE, WA 99201			PHAN, TI	PHAN, TRONG Q		
			ART UNIT	PAPER NUMBER		
			2818			
			DATE MAILED: 03/03/2003			

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.		Applicant(s)				
Office Action Summary		09/924,856		HAMPEL ET AL.				
		Examiner		Art Unit				
		TRONG PHAN		2818				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address								
Period fo	ORTENED STATUTORY PERIOD FOR REPL ORTENED STATUTORY PERIOD FOR REPL	VIS SET TO EX	PIRE 3 MONTH	(S) FROM				
THE I - External form of the control	MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period re to reply within the set or extended period for reply will, by statute eply received by the Office later than three months after the mailined patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, how ly within the statutory mi will apply and will expire a cause the application	vever, may a reply be tir inimum of thirty (30) day s SIX (6) MONTHS from to become ABANDONE	nely filed s will be considered time the mailing date of this of	ly. communication.			
1)⊠	Responsive to communication(s) filed on 29	January 2002 .						
2a) ☐	This action is <b>FINAL</b> . 2b)⊠ Th	nis action is non-	final.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.								
Disposit	ion of Claims							
4)	Claim(s) <u>1-47</u> is/are pending in the application.							
	4a) Of the above claim(s) 1-7,27,28,33,37 and 38 is/are withdrawn from consideration.							
5)	• •							
6)⊠	Claim(s) <u>8-17,19-26,29-32,34-36 and 39-47</u> is/are rejected.							
,	Claim(s) <u>18</u> is/are objected to.							
-	Claim(s) are subject to restriction and/	or election requir	ement.					
	ion Papers	or						
,	The specification is objected to by the Examine		stad to by the Eys	aminer				
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.								
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  11)⊠ The proposed drawing correction filed on <u>29 January 2003</u> is: a)⊠ approved b)□ disapproved by the Examiner.								
ואלויי	If approved, corrected drawings are required in re				•			
12) The oath or declaration is objected to by the Examiner.								
	under 35 U.S.C. §§ 119 and 120							
•	Acknowledgment is made of a claim for foreig	n priority under 3	35 U.S.C. § 119(	a)-(d) or (f).				
a) ☐ All b) ☐ Some * c) ☐ None of:								
/	1. Certified copies of the priority documents have been received.							
	2. Certified copies of the priority documents have been received in Application No							
*	Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).  * See the attached detailed Office action for a list of the certified copies not received.							
14)	Acknowledgment is made of a claim for domes	tic priority under	35 U.S.C. § 119	(e) (to a provision	al application).			
į	a)  The translation of the foreign language processes the foreign	rovisional applica	ition has been re	ceived.				
Attachme		-						
2) 🔲 Noti	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) rmation Disclosure Statement(s) (PTO-1449) Paper No(s)	4)	Notice of Informa	ry (PTO-413) Paper N I Patent Application (F				
LC Cotton to a d	To-do-od-Office							

Art Unit: 2818

## **Drawings**

1. The corrected Fig. 15 received on 1/29/03 has been accepted.

## Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 8-11, 13-14 and 39-47 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kawagoe, 5,680,354, in view of Yasuhiro, 5,730,830.

Kawagoe, 5,680,354, discloses in Fig. 1 an apparatus comprising: a first XOR circuit Ex having: a first input to receive a first data in a first format at terminal 6, a second input to receive an output signal S2 from defective bit address registering circuit 4, which is seen to be periodically toggling between "H" level and "L" level as shown in Figs. 3 and 5, other than the first data, and an output to provide the first data in a second format through inverter 8 and a first buffer; for writing data to the memory device 1 as recited in claim 39; a second XOR circuit ExO having a first input coupled to the output of the first XOR circuit Ex at node I/O; a second input to receive the periodic signal S2 other than the first data; and an output to provide the first data in the first format to terminal 6; output circuit 7 being obviously considered as a second buffer as recited in claim 14; an address buffer (not shown) for providing address buffer output signal A0...An, /A0.../An (see line 36-37, column 2).

Art Unit: 2818

What is not shown in Fig. 1 of Kawagoe, 5,680,354, is the burst counter as recited in claim 11.

Yashuhiro, 5,703,830, discloses in Fig. 3 Prior Art the teaching of using column address buffer & burst counter 1 for incrementing odd address signal YADD1 such as A3, A5 ... by +2 in response to clock cycles C3, C5... as shown in Fig. 4B Prior Art and for incrementing even address signal YADD2 such as A4, A6 ... by +2 in response to clock cycles C4, C6... as shown in Fig. 4D Prior Art (see lines 57-63, column 3) which can be used in synchronous DRAM device.

It would have been obvious under 35 USC 103(a) to one of ordinary skill in the art at the time of the invention was made to utilize the column address buffer & burst counter 8 in Figs. 3, 4B and 4D Prior Art of Yashuhiro, 5,703,830, for the address buffer (not shown) in Fig. 1 of Kawagoe, 5,680,354, for generating the address signals

4. Claims 15-17 and 19-36 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wilson et al., 5,295,188, in view of Sumida et al., 4,071,889.

Wilson et al., 5,295,188, discloses in Fig. 3 a system comprising:

a first circuit 56 having a plurality of output terminals each being connected to each first input of each of a first plurality of XOR gates 74;

memory 60, having a number of memory locations as matrix T (see lines 40-42, column 13) and the noise bits above and to the right of the diagonal submatrices in the matrix T (see lines 3-4, column 13) which are pseudorandom numbers (see claims 10 and 22) such as recited in claim 36, and including AND logic gate 64 providing an output signal, which is periodically toggling between the "one" logic level and the "zero"

Art Unit: 2818

logic level (see lines 1-9, column 14), to the second inputs of first plurality of XOR gates 74;

a second circuit comprising buffer memory circuit 78 (see line 18, column 14) having a plurality of input terminals connected to the outputs of the first XOR gates 74; a second plurality of XOR gates 84 each having a first input being coupled to the second circuit buffer memory circuit 78 and a second input being coupled to the output signal from AND logic gate 64, which is periodically toggling between the "one" logic level and the "zero" logic level (see lines 1-9, column 14).

What is not shown in Fig. 3 Wilson et al., 5,295,188, is the shift register as recited in claims 16-17 and 19-20.

Sumida et al., 4,071,889, discloses in Fig. 7 a circuit having a shift register 512 acting as a buffer memory (see lines 11-13, column 12).

It would have been obvious under 35 USC 130(a) to one of the ordinary skill in the art at the time of the invention was made to utilize the shift register 512 in Fig. 7 of Sumida et al., 4,071,889, for the buffer memory 78 in Fig. 3 of Wilson et al., 5,295,188, for the purpose of reading data.

## Allowable Subject Matter

5. Claim 8 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Art Unit: 2818

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to TRONG PHAN whose telephone number is (703) 308-4870. The examiner can normally be reached on M-F (8:30-5:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Nelms can be reached on (703) 308-4910. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 746-4021 for regular communications and (703) 308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Phawbony
TRONG PHAN
PRIMARY EXAMINER

February 24, 2003

Page 5